A Low Cost Inductorless Low Noise Amplifier for ISM Bands

Pedro Jesus\textsuperscript{1,2}, Miguel Andrade Martins\textsuperscript{1}, Jorge R. Fernandes\textsuperscript{1,2}
\textsuperscript{1}INESC-ID / \textsuperscript{2}Instituto Superior Técnico, TU Lisbon

Rua Alves Redol, 9; 1000-029 Lisboa
\{pedro.jesus, miguel.martins, jorge.fernandes\}@inesc-id.pt

Abstract—In this paper, we present a low-cost wideband inductorless low noise amplifier for applications operating in the ISM sub-GHz bands. The low cost is pursued by using a 0.35 µm CMOS technology without RF options, and by using an inductorless circuit topology which leads to a final active area of 190×180 µm\textsuperscript{2} for the complete LNA, which is in the order of the area of a single inductor. The LNA exhibits a voltage gain of 15 dB, a $S_{11}$ below -10 dB and a noise figure under 3 dB in a 1 GHz band. The power consumption is 12.4 mW from a 1.8 V voltage supply.

Keywords—Wideband, Inductorless, Low Area, Low Cost, Low Noise Amplifier.

I. INTRODUCTION

Many applications do not need to have a standard compliant radio link: they just require a very simple, low-data rate radio link, which can be implemented with reduced circuit complexity, with low area and low power. Low-cost is a key feature for non-critical applications especially when referring to disposable units. These applications are often implemented in the Instrumental, Scientific and Medical (ISM) bands. The bands of 433.05–434.79 MHz and 902–928 MHz (depending on bandwidth and region, as these are non-universal bands) are most used as they lead to an interesting trade-off for implementation cost and path loss attenuation. These frequencies also allow the use of a lower cost technology without requiring state-of-the-art nanoscale technologies.

The approach to realize low-cost RF circuits in a mainstream digital process (without requiring expensive process options) is to explore inductorless circuits since they provide large savings in area and have the added advantage of being wideband and able to operate in multi-ISM bands if needed.

One building block that commonly requires inductors in a receiver is the LNA. Inductors are good to realize tuned narrowband LNAs with low noise [1, 2]. Ideal inductors do not generate noise; however in practice they generate it due to their parasitic coil resistance. Inductors can also be found in multi-band and wideband LNAs [3-5]. One disadvantage of inductors is their large area in comparison with other circuit elements [2]. Recently, work on inductorless LNAs design with noise reduction has been addressed [6].

In this paper we present an inductorless low noise amplifier (LNA) designed to be used in receivers for sub-GHz ISM bands using a standard 0.35µm digital CMOS technology, without requiring RF options such as thick copper top metal layer for inductor implementation. For the wanted frequency bands and the transistor $f_T$ values, it is possible to use feedback techniques. The LNA proposed here is a shunt-shunt feedback amplifier similar to that presented in [7] adapted to single-ended version and having other changes to further reduce the area, without sacrificing the performance. Most recently, in [8] were also presented LNA topologies close to the topology under study here.

In an LNA design there is a trade-off between its main specifications [9], being the most relevant, and the ones studied here, the input impedance matching (usually 50 Ω), the gain, and the noise figure. The feedback topology allows obtaining these in an almost independent way providing extra design freedom.

This paper also presents the analysis of the shunt-shunt feedback topology applied to this particular circuit using the blocks admittance matrices which proves to be a very useful approach to obtain insight and usable guidelines for the circuit dimensioning.

This paper is organized as follows. In section II we present the low noise amplifier circuit and describe its’ functionality. In section III we present a small signal analysis of the circuit and we determine the expressions for the input impedance and for the gain. A first dimensioning for the circuit is derived. In section IV we present simulation results and the layout. Finally, in section V we draw some conclusions.

II. CIRCUIT DESCRIPTION

The proposed low noise amplifier is presented in figure 1. The circuit can be divided in two main blocks: the amplifying block ($M_1$, $M_3$ and $R_p$) and the feedback block ($M_2$ and $R_1$), being $M_1$ and $M_3$ accessory elements, important for biasing and for the circuit performance as it will be explained.

The amplifier stage is a cascode stage with a resistive load, where both transistors $M_1$ and $M_4$ must operate in the saturation region. The gain of such a stage depends mainly on
the $g_m$ and on the $R_D$ value as it is in first order approximation given by the product $g_m R_D$. A high $g_m$ requires high current but such a high current causes a high voltage drop in $R_D$, and then $M_1$ and $M_4$ are no longer in the saturation region. This limits the resistor $R_D$ value, limiting the circuit gain. To solve this limitation current steering is used via transistor $M_8$. It is now possible to provide the necessary current to transistor $M_1$ and obtain a higher $g_m$, and simultaneously avoid the unnecessary high voltage drop in $R_D$ leaving its common-mode voltage closer to $V_{DD}$.

The common-source transistor $M_3$ is connected in the cascode stage to increase the output impedance of the transistor. This reduces the voltage drop in $R_1$ and allows for a higher gain without compromising the input impedance.

In the following section a more detailed circuit analysis is performed.

### III. OVERALL GAIN AND INPUT IMPEDANCE

This LNA is a shunt-shunt feedback amplifier, since it samples the output voltage and compares current at the input [10]. This feedback topology is represented in figure 2.

The amplifying block, the feedback block and the complete circuit can all be represented by the diode admittance matrix (1) and the equivalent circuit represented in figure 3.

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix}$$

(1)

In the shunt-shunt topology, the admittance matrix representing the complete circuit can be easily obtained by simply adding the admittance matrices of the amplifying block and feedback block [11].

The amplifying block and the feedback block must be identified in the proposed circuit. As represented in figure 1, the amplifying block is composed by transistors $M_1$, $M_3$, and the load resistor $R_D$. The feedback block includes the common drain transistor $M_2$ and the resistor $R_1$. The biasing and the current steering blocks are considered ideal and therefore are excluded from this small-signal analysis.

The amplifying block consists on a cascode stage. Considering that the output impedance is dominated by $R_D$, which is much smaller than $g_m r_{ds} c_{ox}$, its small-signal circuit can be simplified to the one represented in figure 4 where the input transistor $M_1$ contributes with the input capacitance and the circuit $g_m$ (in the cascode topology the input-output capacitance can be neglected) while $R_D$ is responsible for the circuit output impedance.

The $Y$-parameters for the amplifying block are:

$$\begin{align*}
y_{11A} &= s C_{gs} \\
y_{12A} &= 0 \\
y_{21A} &= g_m \\
y_{22A} &= \frac{1}{R_D}
\end{align*}$$

(2)
The small-signal circuit of the feedback block is represented in figure 5:

![Small-signal circuit of the feedback block.](image)

Figure 5 – Small-signal circuit of the feedback block.

The Y-parameters for the feedback block are:

\[
y_{11\beta} = \frac{sC_{gs2} + g_{m2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{12\beta} = -\frac{sC_{gs2} + g_{m2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{21\beta} = -\frac{sC_{gs2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{22\beta} = \frac{sC_{gs2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

To obtain the LNA equivalent Y-parameters, the Y-matrices of both blocks, (2) and (3), are summed:

\[
y_{11} = y_{11A} + y_{11\beta} = sC_{gs1} + \frac{sC_{gs2} + g_{m2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{12} = y_{12A} + y_{12\beta} = -\frac{sC_{gs2} + g_{m2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{21} = y_{21A} + y_{21\beta} = g_{m1} - \frac{sC_{gs2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

\[
y_{22} = y_{22A} + y_{22\beta} = \frac{1}{R_D} + \frac{sC_{gs2}}{(1 + R_1 g_{m2} + R_1 sC_{gs2})}
\]

The voltage gain \( A_v \) and the input impedance \( Z_{in} \) are obtained by the following expressions [5]:

\[
A_v = -\frac{y_{21}}{y_{22} + G_L} = \frac{-g_{m1} R_D (1 + g_{m2} R_1 + sC_{gs2} R_1) - sC_{gs2} R_D}{1 + g_{m2} R_1 + sC_{gs2} (R_1 + R_D)}
\]

\[
Z_{in} = \left( \frac{y_{11} - y_{12} y_{21}}{y_{22} + G_L} \right)^{-1} = \frac{1 + g_{m2} R_1 + sC_{gs2} (R_1 + R_D)}{g_{m2} (1 + A_v)}
\]

(6)

If the transistors’ \( C_{gs} \) effect is neglected, the voltage gain and the input impedance simplifies to the passing band known results as expected:

\[
A_v = -\frac{g_{m1} R_D (1 + g_{m2} R_1)}{1 + g_{m2} R_1} \approx -g_{m1} R_D
\]

(7)

\[
Z_{in} = \frac{1 + g_{m2} R_1}{g_{m2} (1 + g_{m1} R_D)} = \frac{1 + g_{m2} R_1}{g_{m2} (1 + |A_v|)}
\]

(8)

Expressions (7) and (8) are used to obtain a first draft of the circuit dimensioning for the passing band as they neglect high frequency effects. Expressions (5) and (6) are then used to dimension the circuit according to the wanted bandwidth as they determine the input impedance \( (S_{11}) \) adapted band.

Expressions (5) to (8) also indicate dimensioning trade-offs that can be summarized as:

- \( g_{m1} \) and \( R_D \) determine the LNA gain:
  - A higher \( g_{m1} \) can be obtained either by increasing the \( W/L \) ratio of the transistor \( M_1 \), or by increasing its drain current. Increasing \( W/L \) increases \( C_{gs1} \) and increasing the drain current penalizes the LNA power consumption;
  - A higher \( R_D \) leads to a high voltage drop at the resistance, which can take transistors out of the saturation region, increases noise and reduces the bandwidth.
- \( g_{m2} \) and \( R_1 \) determines predominantly the input impedance.

To determine a first circuit dimensioning we use expressions (5) to (8), aiming a constant value of the voltage gain of about 20 dB and input impedance of 50 \( \Omega \) till 2 GHz, to ensure that after the implementation we have a voltage gain of at least 15 dB within 1 GHz bandwidth. We assume a voltage drop at \( R_D \) of 400 mV (for a voltage supply value of 1.8 V, it leaves 1.4 V for transistors \( M_1 \) and \( M_2 \)). Reasonable values are 2 mA current on a 200 \( \Omega \) resistor. To have 20 dB of voltage gain, \( g_{m1} \) becomes 50 mS. As a trade-off to lower the power consumption and the transistor size, still having an effective feedback factor, leaded to consider a \( g_{m2} \) five times smaller than \( g_{m1} \). The remaining parameters are calculated from (5) and (6) using a numerical program. The obtained results can be used to evaluate the circuit feasibility within the implementing technology.

In Table I the values used as a first draft for the circuit dimensioning are listed.
Table I – Parameters used for the first dimensioning.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{gs1} = C_{gs2}$</td>
<td>400 fF</td>
</tr>
<tr>
<td>$R_1$</td>
<td>350 Ω</td>
</tr>
<tr>
<td>$R_D$</td>
<td>200 Ω</td>
</tr>
<tr>
<td>$g_{m1}$</td>
<td>50 mS</td>
</tr>
<tr>
<td>$g_{m2}$</td>
<td>10 mS</td>
</tr>
</tbody>
</table>

Table II – Final circuit dimensioning.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>($W_1$) [µm]</td>
<td>500</td>
</tr>
<tr>
<td>($W_2$) [µm]</td>
<td>250</td>
</tr>
<tr>
<td>($W_3$) [µm]</td>
<td>10</td>
</tr>
<tr>
<td>($W_4$) [µm]</td>
<td>150</td>
</tr>
<tr>
<td>($W_5$) [µm]</td>
<td>100</td>
</tr>
<tr>
<td>($L_{1,4}$) [µm]</td>
<td>0.35</td>
</tr>
<tr>
<td>$R_D$ [Ω]</td>
<td>120</td>
</tr>
<tr>
<td>$R_1$ [Ω]</td>
<td>230</td>
</tr>
</tbody>
</table>

Figures 6 and 7 shows that the values considered allow an LNA upper bandwidth limit of approximately 2 GHz. These results use simplified models, thus it is expected that using real models in a circuit simulator the circuit performance will be deteriorated.

IV. SIMULATION RESULTS

The circuit is implemented in a low-cost 0.35µm CMOS technology, using a 1.8 V supply voltage. The values in Table I are used to perform the first LNA transistor dimensioning. This circuit implementation show that with a 2 mA current for the wanted $g_{m1}$ implies such a large transistor that exceeds the $C_{gs}$ calculated value, reducing considerably the bandwidth. The solution is to use current steering, via transistor $M_5$, that does not affect the current in $R_D$ but it ensures the $g_{m1}$ with a smaller transistor. After a few iterations, the sizing that meets the better trade-off between voltage gain, input impedance and noise figure is listed in Table II.

The current flowing through the different circuit elements, the transconductances and the gate-source capacitances of the transistors are listed in Table III. The voltage gain, the $S_{11}$ and the noise figure obtained are represented in figures 10 to 12.

Table III – Biasing and small signal parameters (current, transconductance and gate-source capacitance).

<table>
<thead>
<tr>
<th>Element</th>
<th>$I$ [mA]</th>
<th>$g_m$ [mS]</th>
<th>$C_{gs}$ [fF]</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M_1$</td>
<td>6.5</td>
<td>57.4</td>
<td>463.9</td>
</tr>
<tr>
<td>$M_2$</td>
<td>0.4</td>
<td>9.6</td>
<td>206.8</td>
</tr>
<tr>
<td>$M_3$</td>
<td>0.4</td>
<td>1.6</td>
<td>9.3</td>
</tr>
<tr>
<td>$M_4$</td>
<td>2.1</td>
<td>17.5</td>
<td>138.7</td>
</tr>
<tr>
<td>$M_5$</td>
<td>4.5</td>
<td>7.8</td>
<td>109.7</td>
</tr>
<tr>
<td>$R_D$</td>
<td>2.1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$R_1$</td>
<td>0</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
In figure 13 is represented the circuit layout, where the active area (excluding pads and decoupling capacitors) is only 190×180 µm².

Special attention is taken for the layout to the following aspects:
- several pads are used for both $V_{DD}$ and GND to minimize the parasitic inductances of the bonding pads;
- decoupling capacitors and a ground plane on chip are used to mitigate on chip parasitic inductances due to wiring and ensure stable on-chip power supply values;
- all connections inside the LNA are small and straight to avoid current loops and to minimize parasitic inductances;
- all devices have a guard ring to improve the substrate biasing and reduce noise;
- input and output pads are smaller to reduce their parasitic capacitances;
- all lines are designed to support a current higher than expected.

V. CONCLUSIONS

In this paper we present a design procedure for the dimensioning of an inductorless LNA. The LNA under study has a shunt-shunt feedback topology and it is studied using the admittance-matrix approach which leads to useful expressions for the voltage gain and input impedance. This approach allowed the change of a known LNA topology into a simpler version without large capacitors which together with the absence of inductors leads to a final circuit with an active area of just 190×180 µm². The LNA performance is within reasonable values for the intended low-cost, non-critical, applications; it has a voltage gain of 15 dB, an $S_{11}$ smaller than -10dB and a noise figure below 3 dB up to 1 GHz, covering two ISM bands. The power consumption is 12.4 mW at a 1.8 V voltage supply.

ACKNOWLEDGMENT

This work is supported by the Portuguese Foundation for Science and Technology (FCT) and partially supported by Se2A European project.
REFERENCES


